

# GLF81311 Nano-Current Power I₀Smart<sup>™</sup> Load Switch

**Product Specification** 

#### DESCRIPTION

The GLF81311 is an ultra-efficiency, 3 A rated, Load Switch with integrated slew rate control. The best-in-class efficiency makes it an ideal chose for use in IoT, mobile, and wearable electronics.

The GLF81311 features ultra-efficient  $I_QSmart^{TM}$  technology that supports the lowest quiescent current ( $I_Q$ ) and shutdown current ( $I_{SD}$ ) in the industry. Low  $I_Q$  and  $I_{SD}$  solutions help designers to reduce parasitic leakage current, improve system efficiency, and increase battery lifetime.

The GLF81311 integrated slew rate control can also enhance system reliability by mitigating bus voltage swings during switching events. Where uncontrolled switches can generate high inrush currents that result in voltage droop and/or bus reset events, the GLF slew rate control specifically limits inrush currents during turn-on to minimize voltage droop.

GLF81311 Load Switch devices support an industry leading wide input voltage range and helps to improve operating life and system robustness. Furthermore, one device can be used in multiple voltage rail applications which helps to simplify inventory management and reduce operating cost.

#### **FEATURES**

Supply Voltage Range: 2.0 V to 6.5 V
 7.0 V<sub>Abs</sub> max

I<sub>OUT</sub> Max: 3 A

• Low  $R_{ON}$ : 41 m $\Omega$  Typ @ 6.5  $V_{IN}$ 

• Ultra-Low IQ: 10 nA Typ @ 6.5 VIN

• Ultra-Low I<sub>SD</sub>: 20 nA Typ @ 6.5 VIN

• Controlled Rise Time: 2.3 ms at 6.0 V<sub>IN</sub>

• Smart Enable Pin

 $I_{EN}$ : 3 nA Typ at  $V_{EN} > V_{IH}$ R<sub>EN</sub>: 500 k $\Omega$  Typ at  $V_{EN} < V_{IL}$ 

Integrated Output Discharge Switch

• Wide Operating Temperature Range:


-40 °C ~ 85 °C

• HBM: 6 kV, CDM: 2 kV


## **APPLICATIONS**

- Smart IoT Devices
- Low Power Subsystems

#### **PACKAGE**



## APPLICATION DIAGRAM



# **ALTERNATE DEVICE OPTIONS**

Part Number	Top Mark	R <sub>ON</sub> (Typ.) at 6.5 V	EN Activity	Tape and Reel Packaging
GLF81311	DE	41 mΩ	High	3000 Pieces on 7 inch reel

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Functional Block Diagram

# **PIN CONFIGURATION**

# **PIN DEFINITION**




Figure 2. SOT23-5L

Pin#	Name	Description			
1	VIN	Switch Input. Supply Voltage for IC			
2	GND	Ground			
3	EN	Enable to control the switch.			
4	NC	No connection			
5	V <sub>OUT</sub>	V <sub>OUT</sub> pin is connected to the downstream system.			

# **ABSOLUTE MAXIMUM RATINGS**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions; extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Max.	Unit
VIN, VOUT, EN	Each Pin Voltage Range to GND	-0.3	7.0	V
l <sub>OUT</sub>	Maximum Continuous Switch Current		3	Α
PD	Power Dissipation at T <sub>A</sub> = 25°C		1.0	W
T <sub>STG</sub>	Storage Junction Temperature	-65	150	°C
TJ	Maximum Junction Temperature		150	°C
TA	Operating Temperature Range	-40	85	°C
θ <sub>JC</sub>	Thermal Resistance, Junction to Case		90	°C/W
θја	Thermal Resistance, Junction to Ambient (Measured using 2S2P JEDEC std. PCB.)		180	°C/W

# **ESD Ratings**

Symbol	Parameter			Unit
HBM	Floatroatatia Disabarga Canability	lectrostatic Discharge Capability  Human Body Model, JESD22-A114  Charged Device Model, JESD22-C101		kV
CDM	Electrostatic discharge Capability			KV

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
VIN	Supply Voltage	2.0	6.5	V
TA	Ambient Operating Temperature	-40	+85	°C

# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 2.0 V to 6.5 V and  $T_A$  = 25 °C. Unless otherwise noted

Symbol	Parameter	Condit	ions	Min.	Тур.	Max.	Units
Basic Oper	ation						
	EN = Enable, I <sub>OUT</sub> =0 mA, V <sub>IN</sub> =V <sub>EN</sub> =2.0 V			4			
		EN = Enable, I <sub>OUT</sub> =0 mA, V <sub>IN</sub> =V <sub>EN</sub> =3.7 V <sup>(2)</sup>			7		_
		EN = Enable, I <sub>OUT</sub> =0 mA, V <sub>IN</sub> =V <sub>EN</sub> =4.2 V <sup>(2)</sup>			8		
ΙQ	Supply Current	EN = Enable, I <sub>OUT</sub> =0 mA, V <sub>IN</sub> =V <sub>EN</sub> =5.0 V <sup>(2)</sup>			9		nA
		EN = Enable, Iout=0 mA, VIN=VEN =6.0 V (2)			10		
		EN = Enable, Iout=0 mA, Vin	N=VEN =6.5 V		10	30	
		EN=Enable, I <sub>OUT</sub> =0 mA, V <sub>IN</sub> =	=V <sub>EN</sub> =6.5 V, Ta=85 °C <sup>(2)</sup>		17		
		EN = Disable, Iout=0 mA, Vi	N=2.0 V		2		
		EN = Disable, I <sub>OUT</sub> =0 mA, V <sub>II</sub>	N=3.7 V <sup>(2)</sup>		3		
		EN = Disable, I <sub>OUT</sub> =0 mA, V <sub>II</sub>	N=4.2 V (2)		4		
$I_{SD}$	Shutdown Current	EN = Disable, I <sub>OUT</sub> =0 mA, V <sub>II</sub>	<sub>N</sub> =5.0 V <sup>(2)</sup>		10		nA
		EN = Disable, I <sub>OUT</sub> =0 mA, V <sub>II</sub>	N=6.0 V (2)		15		
		EN = Disable, I <sub>OUT</sub> =0 mA, V <sub>IN</sub> =6.5 V			20	50	1
		EN = Disable, I <sub>OUT</sub> =0 mA, V <sub>II</sub>	N=6.5 V, Ta=85 °C (2)		410		
	On-Resistance	V <sub>IN</sub> =6.5 V I <sub>OUT</sub> = 500 mA	Ta=25 °C		41	47	
			Ta=85 °C (2)		49		- - - mΩ
		V <sub>IN</sub> =6.0 V, I <sub>OUT</sub> = 500 mA <sup>(2)</sup>	Ta=25 °C	\ \ /	42	48	
- A			Ta=85 °C (2)	<i>) V</i>	50		
_		V <sub>IN</sub> =5.0 V, I <sub>OUT</sub> = 500 mA (2)	Ta=25 °C		43	49	
Ron		V <sub>IN</sub> =4.2 V, I <sub>OUT</sub> = 500 mA <sup>(2)</sup>	Ta=25 °C		45	51	
		V <sub>IN</sub> =3.7 V, I <sub>OUT</sub> = 300 mA (2)	Ta=25 °C		46	52	
		V <sub>IN</sub> =3.3 V, I <sub>OUT</sub> = 300 mA	Ta=25 °C		47	53	
		V <sub>IN</sub> =2.5 V, I <sub>OUT</sub> = 300 mA (2)	Ta=25 °C		53	60	
		V <sub>IN</sub> =2.0 V, I <sub>OUT</sub> = 300 mA	Ta=25 °C		60	68	
Rosc	Output Discharge Resistance	E <sub>N</sub> =Low, I <sub>FORCE</sub> = 10 mA			560		Ω
VIH	EN Input Logic High Voltage	V 00V4-05V		1.5			V
V <sub>IL</sub>	EN Input Logic Low Voltage	V <sub>IN</sub> =2.0 V to 6.5 V				0.4	V
I <sub>EN</sub>	EN Current	EN Voltage > VIH	EN Voltage > V <sub>IH</sub>		3		nA
R <sub>EN</sub>	EN Pulldown Resistance	V <sub>EN</sub> < V <sub>IL</sub> , Disabled			500		kΩ
Switching (	Characteristics (1), (2)						
t <sub>dON</sub>	Turn-On Delay				1.3		
t <sub>R</sub>	V <sub>OUT</sub> Rise Time	V <sub>IN</sub> =6.0 V, R <sub>OUT</sub> = 150 Ω, C <sub>OUT</sub> =1.0 μF			2.3		ms
t <sub>dOFF</sub>	Turn-Off Delay				12		
t⊧	V <sub>OUT</sub> Fall Time				265		μs

Notes: 1. t<sub>ON</sub> = t<sub>dON</sub> + t<sub>R</sub> , t<sub>OFF</sub> = t<sub>dOFF</sub> + t<sub>F</sub>
2. By design; characterized, not production tested



# **TIMING DIAGRAM**





Figure 3. Timing Diagram



## TYPICAL PERFORMANCE CHARACTERISTICS







Figure 4. On-Resistance vs. Supply Voltage









Figure 6. Quiescent Current vs. Supply Voltage

Figure 7. Quiescent Current vs. Temperature







Figure 8. Shutdown Current vs. Supply Voltage

Figure 9. Shutdown Current vs. Temperature







Figure 10. EN Input Logic High Threshold

Figure 11. EN Input Logic Low Threshold







Figure 12. VOUT Rise Time vs. Temperature

Figure 13. Turn-On Delay Time vs. Temperature






Figure 14. Turn-On Response  $V_{\text{IN}}{=}6.0~\text{V},~C_{\text{IN}}{=}1.0~\mu\text{F},~C_{\text{OUT}}{=}1.0~\mu\text{F},~R_{\text{L}}{=}150~\Omega$ 

Figure 15. Turn -Off Response  $V_{\text{IN}}\text{=}6.0~V,~C_{\text{IN}}\text{=}1.0~\mu\text{F},~C_{\text{OUT}}\text{=}1.0~\mu\text{F},~R_{\text{L}}\text{=}150~\Omega$ 

#### APPLICATION INFORMATION

The GLF81311 is an ultra-efficient integrated 3 A I<sub>Q</sub>Smart<sup>™</sup> load switch with the slew rate control of the output voltage to limit the inrush current during turn on. Each device is capable of operating over a wide input range from 2.0 V to 6.5 V with very low on-resistance to reduce conduction loss. In the off state, these devices consume very low leakage current to avoid unwanted standby current and save limited input power supply.

## **Input Capacitor**

The GLF81311 requires an input capacitor to function. To reduce the voltage drop on the input power rail caused by transient inrush current at start-up, a 1uF capacitor is recommended to be placed close to V<sub>IN</sub> pin. A higher input capacitor value can be used to attenuate the input voltage drop.

# **Output Capacitor**

A 0.1uF capacitor or higher values can be able to prevent undershoot caused by parasitic inductance on board traces at switching off and improve reliability of a controlled voltage rail. The  $C_{\text{OUT}}$  should be placed close to VOUT and GND pins.

## Input Voltage Spike Reduction

In steady state condition, the voltages at input pins almost equal to the input power sources. However, at the transient time when the power source is plugged in, a spike voltage will be induced at input pin. The level of the voltage spike is determined by the parasitic inductance between power source and input pin as well as the change rate of input current. The longer length between power source and input pin, the faster change rate of input current, the larger voltage spike. If the spike voltage level exceeds the absolute maximum rated input voltage, it may damage the chip permanently. Below is the waveform when a 6.0 V power source is "hot" plugged in, and the voltage spike can be up to 9.1 V. A "hot" plug-in is not recommended all the time.




Figure 16. the voltage spike when the power source is "hot" plugged in (IC is disabled)

The voltage spikes are tested with different wire length between the power source and input pin. The results are shown in the table below.

V <sub>IN</sub> (V)	Wire Length (Cm)	V <sub>IN</sub> _spike (V)
	1	7.0
6.0	3	7.6
	5	9.1

To avoid unexpected voltage spike, a resistor is recommended in series with input capacitor. The circuit is shown in Figure 17.

# GLF81311 Nano-Current Power I₀Smart<sup>™</sup> Load Switch

Figure 17. Reduction of voltage spike with a dummy resistor in series with input capacitor

The voltage spike is reduced from 9.1 V (Figure 16) to 6.8 V (Figure 18) by a 1 Ohm dummy resistor which is in series with the input capacitor at same external conditions, which shows a safe voltage spike less than 7 V<sub>Abs</sub>.




Figure 18. the voltage spike is reduced by the dummy resistor

Several combinations of wire length and dummy resistors are selected for different designs. Test results are shown in the following table. The test results show that the dump resistor can help reduce the voltage spike, and the designers can select proper value resistor in the designs based on the application conditions.

V <sub>IN</sub> (V)	Dummy Resistor ( $\Omega$ )	Wire Length (Cm)	V <sub>IN</sub> _spike (V)	
		1	6.4	
	1.0	3	6.5	
		5	6.8	
		1	6.1	
6.0	2.2	3	6.3	
		5	6.4	
	3.6	1	6.0	
	3.0	3	6.0	
		5	6.1	

#### EN pin


The GLF81311 can be activated by EN pin high. Note that the EN pin has an internal pull-down resistor to maintain a reliable status without EN signal applied from an external controller.

#### **Board Layout**

All traces should be as short as possible to minimize parasitic inductance effect. Wide traces for VIN, VOUT, and GND will be better to reduce parasitic effects at dynamic operations and improve thermal performance at high load current.



# **PACKAGE OUTLINE**





Size Mark	Min(mm)	Max(mm)	Size Mark	Min(mm)	Max(mm)
A	2.82	3.02	С	1.05	1. 15
е	0.9	95 (BSC)	C1	0.03	0.15
b	0. 28	0.45	C2	0.12	0. 23
В	1.50	1.70	L	0.35	0.55
B1	2.60	3.00	θ	0°	8°

## TAPE AND REEL INFORMATION


#### **REEL DIMENSIONS**

#### **QUADRANT ASSIGNMENTS PIN 1 ORIENTATION TAPE**





#### **TAPE DIMENSIONS**



www.glfipower.com

#### Remark:

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- C0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers

#### SPECIFICATION DEFINITIONS

Document Type	Meaning	Product Status	
Target Specification	This is a target specification intended to support exploration and discussion of critical needs for a proposed or target device. Spec limits including typical, minimum, and maximum values are desired, or target, limits. GLF reserves the right to change limits at any time without warning or notification. A target specification in no way guarantees future production of the device in question.	Design / Development	
Preliminary Specification	This is a draft version of a product specification. The specification is still under internal review and subject to change. GLF reserves the right to change the specification at any time without warning or notification. A preliminary specification in no way guarantees future production of the device in question.	Qualification	
Product Specification	This document represents the anticipated production performance characteristics of the device.	Production	

## **DISCLAIMERS**

Information in this document is believed to be accurate and reliable, however GLF assumes no liability for errors or omissions. Device performance may be impacted by testing methods and application use cases. Users are responsible to independently evaluate the applicability, usability, and suitability of GLF devices in their application. In no case will GLF be liable for incidental, indirect, or consequential damages associated with the use, mis-use, or sale of its product. Customers are wholly responsible to assure GLF devices meet their system level and end product requirements. GLF retains the right to change the information provided in this data sheet without notice.