

DESCRIPTION

The GLF7210x is an advanced technology fully integrated I_QSmart™ load switch device with True Reverse Current Blocking (TRCB) technology and the slew rate control of the output voltage.

The GLF7210x offers industry leading True Reverse Current Blocking (TRCB) performance, featuring an ultra-low threshold voltage. It minimizes reverse current flow in the event that the V_{OUT} pin voltage exceeds the V_{IN} voltage.

The GLF7210x has industry leading efficiency. It features a R_{ON} as low as 37 mΩ typical at 5.5 V, reducing power loss during conduction. The device also features ultra-low shutdown current (I_{SD}) to reduce power loss and battery drain in the off state. When EN is pulled low, and the output is grounded, the GLF7210x can achieve an I_{SD} as low as 20 nA typical at 5.5 V.

The GLF7210x load switch device supports an industry leading wide input voltage range and helps to improve operating life and system robustness. Furthermore, one device can be used in multiple voltage rail applications which helps to simplify inventory management and reduces operating cost.

The GLF7210x load switch device is small utilizing a chip scale package with 4 bumps in a 0.77 mm x 0.77 mm x 0.46 mm die size and a 0.4 mm pitch.


FEATURES

- Wide Input Range: 1.5 V to 5.5 V
6 V_{abs} max
- True Reverse Current Blocking
- Ultra-Low I_Q: 0.45 uA Typ @ 5.5 V_{IN}
- Ultra-Low I_{SD}: 20 nA Typ @ 5.5 V_{IN}
- Low R_{ON}: 37 mΩ Typ @ 5.5 V_{IN}
- I_{OUT} Max: 2 A
- Controlled V_{OUT} Rise Time
- Internal EN Pull-up/down Resistor on EN Pin
- Integrated Output Discharge Switch: GLF72101, GLF72103, GLF72105

APPLICATIONS


- Mobile Devices
- Wearables
- Low Power Subsystems

PACKAGE



0.77 mm x 0.77 mm x 0.46 mm WLCSP

APPLICATION DIAGRAM



ALTERNATE DEVICE OPTIONS

Part Number	Top Mark	R _{ON} (Typ) at 5.5 V	TRCB	Output Discharge	V _{OUT} Rise Time t _r (Typ) at 3.3 V	EN Activity	Package
GLF72100	J	37 mΩ	Yes	NA	570 μs	High	WLCSP
GLF72101	F			85 Ω		High	WLCSP
GLF72102 *	K			NA		Low	WLCSP
GLF72103	M			85 Ω	High	WLCSP with Backside Laminate	
GLF72105	N			85 Ω	Low	WLCSP with Backside Laminate	

Note) GLF72102 is upon request

FUNCTIONAL BLOCK DIAGRAM





Figure 1. Functional Block Diagram

PIN CONFIGURATION

PIN DEFINITION



Pin #	Name	Description
A1	VOUT	Switch Output
A2	VIN	Switch Input. Supply Voltage for IC
B1	GND	Ground
B2	EN	Enable to control the switch

Figure 2. 0.77 mm x 0.77 mm x 0.46 mm WLCSP

ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions; extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V _{IN} , V _{OUT} , E _N	Each Pin Voltage Range to GND	-0.3	6	V
I _{OUT}	Maximum Continuous Switch Current		2	A
P _D	Power Dissipation at T _A = 25 °C		1.2	W
T _J	Maximum Junction Temperature		150	°C
T _{STG}	Storage Junction Temperature	-65	150	°C
T _A	Ambient Operating Temperature Range	-40	85	°C
θ _{JA}	Thermal Resistance, Junction to Ambient		85	°C/W
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	4	kV
		Charged Device Model, JESD22-C101	2	

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
V _{IN}	Supply Voltage	1.5	5.5	V
T _A	Ambient Operating Temperature	-40	+85	°C

ELECTRICAL CHARACTERISTICS

 Values are at $V_{IN} = 3.3V$ and $T_A = 25^\circ C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Basic Operation						
I _Q	Quiescent Current ⁽¹⁾	EN = Enable, I _{OUT} =0 mA, V _{IN} = V _{EN} =5.5 V		0.45	1	μA
		EN=Enable, I _{OUT} =0 mA, V _{IN} =V _{EN} =5.5 V, T _A =85 °C ⁽⁴⁾		0.5		
I _{SD}	Shut Down Current	EN = Disable, I _{OUT} =0 mA, V _{IN} =1.5 V		5		nA
		EN = Disable, I _{OUT} =0 mA, V _{IN} =3.3 V		9		
		EN = Disable, I _{OUT} =0 mA, V _{IN} =4.2 V		12		
		EN = Disable, I _{OUT} =0 mA, V _{IN} =5.5 V		20	100	
		EN = Disable, I _{OUT} =0 mA, V _{IN} =5.5 V, T _A =55 °C ⁽⁴⁾		50		
R _{ON}	On-Resistance	V _{IN} =5.5 V, I _{OUT} = 500 mA	T _A =25 °C	37	42	mΩ
			T _A =85 °C ⁽⁴⁾	43		
		V _{IN} =3.3 V, I _{OUT} = 500 mA	T _A =25 °C	47	52	
			T _A =85 °C ⁽⁴⁾	56		
		V _{IN} =1.8 V, I _{OUT} = 300 mA	T _A =25 °C ⁽⁴⁾	80		
V _{IN} =1.5 V, I _{OUT} = 100 mA	T _A =25 °C	100				
R _{DSC}	Output Discharge Resistance	EN=Low , I _{FORCE} = 10 mA GLF72101, GLF72103, GLF72105		85		Ω
V _{IH}	EN Input Logic High Voltage	V _{IN} =1.5-5.5 V	1.2			V
V _{IL}	EN Input Logic Low Voltage	V _{IN} =1.5-5.5 V			0.45	V
R _{EN}	EN Internal Resistance	Pull-down Resistance: GLF72100, GLF72101, GLF72103 Pull-up Resistance: GLF72102, GLF72105		10		MΩ
I _{EN}	EN Current	V _{EN} = V _{IN} or GND		0.5		μA
V _{RCB_TH}	RCB Protection Threshold Voltage	V _{OUT} – V _{IN}		25		mV
V _{RCB_RL}	RCB Protection Release Voltage	V _{IN} – V _{OUT}		30		mV
Switching Characteristics ⁽²⁾: GLF72100, GLF72101						
t _{dON}	Turn-On Delay	R _L =150 Ω, C _{OUT} =0.1 μF : GLF72100, GLF72101		430		μs
t _R	V _{OUT} Rise Time			570		
t _{dOFF}	Turn-Off Delay ^{(3), (4)}	R _L =150 Ω, C _{OUT} =0.1 μF : GLF72100		17		
t _F	V _{OUT} Fall Time ^{(3), (4)}			30		
t _{dOFF}	Turn-Off Delay ^{(3), (4)}			17		
t _F	V _{OUT} Fall Time ^{(3), (4)}			15		
Switching Characteristics ⁽²⁾: GLF72103						
t _{dON}	Turn-On Delay	R _L =150 Ω, C _{OUT} =0.1 μF		50		μs
t _R	V _{OUT} Rise Time			48		

t_{dOFF}	Turn-Off Delay ^{(3), (4)}		17		
t_F	V _{OUT} Fall Time ^{(3), (4)}		15		
Switching Characteristics ⁽²⁾: GLF72105					
t_{dON}	Turn-On Delay	R _L =150 Ω, C _{OUT} =0.1 μF	640		μs
t_R	V _{OUT} Rise Time		890		
t_{dOFF}	Turn-Off Delay ^{(3), (4)}		16		
t_F	V _{OUT} Fall Time ^{(3), (4)}		10		

- Notes:
1. I_Q does NOT include Enable pull down current through the pull-down resistor R_{PD}.
 2. t_{ON} = t_{dON} + t_R, t_{OFF} = t_{dOFF} + t_F
 3. Output discharge path is enabled during off.
 4. By design; characterized, not production tested.

TIMING DIAGRAM




Figure 3. Timing Diagram

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On-Resistance vs. Supply Voltage




Figure 5. On-Resistance vs. Temperature




Figure 6. Quiescent Current vs. Supply Voltage




Figure 7. Quiescent Current vs. Temperature




Figure 8. Shutdown Current vs. Supply Voltage




Figure 9. Shutdown Current vs. Temperature




Figure 10. EN Input Logic High Threshold




Figure 11. EN Input Logic High Threshold Vs. Temperature




Figure 12. EN Input Logic Low Threshold




Figure 13. EN Input Logic Low Threshold Vs. Temperature




Figure 14. V_{OUT} Rise Time vs. Temperature
GLF72100 and GLF72101




Figure 15. Turn-On Delay Time vs. Temperature
GLF72100 and GLF72101




Figure 16. RCB Threshold Voltage vs. Supply Voltage




Figure 17. RCB Threshold Voltage vs. Temperature




Figure 18. RCB Release Voltage vs. Supply Voltage




Figure 19. RCB Release Voltage vs. Temperature




Figure 20. Turn-On Response, GLF72100
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\text{ }\mu\text{F}$, $C_{OUT}=0.1\text{ }\mu\text{F}$, $R_L=150\text{ }\Omega$




Figure 21. Turn-Off Response, GLF72100
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\text{ }\mu\text{F}$, $C_{OUT}=0.1\text{ }\mu\text{F}$, $R_L=150\text{ }\Omega$

V_{OUT} [1V/div]




Figure 22. Turn-On Response, GLF72101
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\ \mu\text{F}$, $C_{OUT}=0.1\ \mu\text{F}$, $R_L=150\ \Omega$




Figure 23. Turn-Off Response, GLF72101
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\ \mu\text{F}$, $C_{OUT}=0.1\ \mu\text{F}$, $R_L=150\ \Omega$




Figure 24. Turn-On Response, GLF72103
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\ \mu\text{F}$, $C_{OUT}=0.1\ \mu\text{F}$, $R_L=150\ \Omega$




Figure 25. Turn-Off Response, GLF72103
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\ \mu\text{F}$, $C_{OUT}=0.1\ \mu\text{F}$, $R_L=150\ \Omega$




Figure 26. Turn-On Response, GLF72105
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\ \mu\text{F}$, $C_{OUT}=0.1\ \mu\text{F}$, $R_L=150\ \Omega$




Figure 27. Turn-Off Response, GLF72105
 $V_{IN}=3.3\text{ V}$, $C_{IN}=0.1\ \mu\text{F}$, $C_{OUT}=0.1\ \mu\text{F}$, $R_L=150\ \Omega$




Figure 28. Reverse Current Blocking Threshold
 $V_{IN}=3.3\text{ V}$, $V_{OUT}=\text{Up to } 3.4\text{ V}$ in $C_{IN}=0.1\text{ }\mu\text{F}$, $C_{OUT}=0.1\text{ }\mu\text{F}$




Figure 29. Reverse Current Blocking Release
 $V_{IN}=3.3\text{ V}$, $V_{OUT}=\text{Down to } 3.2\text{ V}$ in $C_{IN}=0.1\text{ }\mu\text{F}$, $C_{OUT}=0.1\text{ }\mu\text{F}$

GLF
INTEGRATED POWER

APPLICATION INFORMATION

The GLF7210x integrated 2 A, Ultra-Efficient I_QSmart™ Load Switch devices with a fixed slew rate control to limit the inrush current during turn on. Each device is capable of operating over a wide input range from 1.5 V to 5.5 V with very low on-resistance to reduce conduction loss. In the off state, these devices consume very low leakage current to avoid unwanted standby current and save limited input power. The package is a 0.77 mm x 0.77 mm x 0.46 mm wafer level chip scale package, saving space in compact applications. It is constructed using 4 bumps, with a 0.4 mm pitch for manufacturability.

Input Capacitor

The GLF7210x does not require an input capacitor. However, to reduce the voltage drop on the input power rail caused by transient inrush current at start-up, a 0.1 μ F capacitor is recommended to be placed close to the VIN pin. A higher input capacitor value can be used to further attenuate the input voltage drop.

Output Capacitor

The GLF7210x does not require an output capacitor. However, use of an output capacitor is recommended to mitigate voltage undershoot on the output pin when the switch is turning off. Undershoot can be caused by parasitic inductance from board traces or intentional load inductances. If load inductances do exist, use of an output capacitor can improve output voltage stability and system reliability. The C_{OUT} capacitor should be spaced close to the VOUT and GND pins.

EN pin

The GLF72100, GLF72101, and GLF72103 can be activated by forcing EN pin high level and the GLF72102, GLF72105 by EN pin low level. Note that the EN pin has an internal pull-down/ pull-up resistor to help pull the main switch to a known “off state” when no EN signal is applied from an external controller.

True Reverse Current Blocking

The GLF7210x has a built-in reverse current blocking protection which always monitors the output voltage level regardless of the status of EN pin to check if it is greater than the input voltage. When the output voltage goes beyond the input voltage by 25 mV, that is the reverse current blocking protection trip voltage, the reverse current blocking function block turns off the switch. Note that some reverse current can occur until the V_{RCB} is triggered. The main switch will resume normal operation when the output voltage drops below the input source by the RCB protection release voltage.

Output Discharge Function



The GLF72101, GLF72103, and GLF72105 have an internal discharge N-channel FET switch on the VOUT pin. When EN signal turns the main power FET to an off state, the N-channel switch turns on to discharge an output capacitor quickly.

Board Layout


All traces should be as short as possible to minimize parasitic inductance effects. Wide traces for VIN, VOUT, and GND will help reduce signal degradation and parasitic effects during dynamic operation as well as improve the thermal performance at high load current.

PACKAGE OUTLINE

GLF72100 and GLF72101





Dimensional Ref.			
REF.	Min.	Nom.	Max.
A	0.410	0.460	0.510
A1	0.135	0.160	0.185
A2	0.275	0.300	0.325
D	0.755	0.770	0.785
E	0.755	0.770	0.785
D1	0.350	0.400	0.450
E1	0.350	0.400	0.450
b	0.170	0.210	0.250
e	0.400 BSC		
SD	0.200 BSC		
SE	0.200 BSC		
Tol. of Form&Position			
aaa	0.10		
bbb	0.10		
ccc	0.05		
ddd	0.05		




Notes

1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.

GLF72103 and GLF72105



Dimensional Ref.			
REF.	Min.	Nom.	Max.
A	0.410	0.460	0.510
A1	0.135	0.160	0.185
A2	0.250	0.275	0.300
A3	0.020	0.025	0.030
D	0.755	0.770	0.785
E	0.755	0.770	0.785
D1	0.350	0.400	0.450
E1	0.350	0.400	0.450
b	0.170	0.210	0.250
e	0.400 BSC		
SD	0.200 BSC		
SE	0.200 BSC		
Tol. of Form&Position			
aaa	0.10		
bbb	0.10		
ccc	0.05		
ddd	0.05		




Notes


1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES)
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
3. A3: BACKSIDE LAMINATION

TAPE AND REEL INFORMATION



Reel Dimensions



Quadrant Assignments PIN1 Orientation Tape



Tape Dimensions



POWER

Device	Package	Pins	SPQ	Reel Diameter (mm)	Reel Width W1	A0	B0	K0	P	W	Pin1
GLF72100	WLCSP	4	4000	179	9	0.88	0.88	0.58	4	8	Q1
GLF72101	WLCSP	4	4000	179	9	0.88	0.88	0.58	4	8	Q1
GLF72102	WLCSP	4	4000	179	9	0.88	0.88	0.58	4	8	Q1
GLF72103	WLCSP	4	4000	179	9	0.88	0.88	0.58	4	8	Q1
GLF72105	WLCSP	4	4000	179	9	0.88	0.88	0.58	4	8	Q1

Notes:

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- C0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P: Pitch between successive cavity centers

SPECIFICATION DEFINITIONS

Document Type	Meaning	Product Status
Target Specification	This is a target specification intended to support exploration and discussion of critical needs for a proposed or target device. Spec limits including typical, minimum, and maximum values are desired, or target, limits. GLF reserves the right to change limits at any time without warning or notification. A target specification in no way guarantees future production of the device in question.	Design / Development
Preliminary Specification	This is a draft version of a product specification. The specification is still under internal review and subject to change. GLF reserves the right to change the specification at any time without warning or notification. A preliminary specification in no way guarantees future production of the device in question.	Qualification
Product Specification	This document represents the anticipated production performance characteristics of the device.	Production

DISCLAIMERS

Information in this document is believed to be accurate and reliable, however GLF assumes no liability for errors or omissions. Device performance may be impacted by testing methods and application use cases. Users are responsible to independently evaluate the applicability, usability, and suitability of GLF devices in their application. In no case will GLF be liable for incidental, indirect, or consequential damages associated with the use, mis-use, or sale of its product. Customers are wholly responsible to assure GLF devices meet their system level and end product requirements. GLF retains the right to change the information provided in this data sheet without notice.